Language: English | Deutsch | 中国的       Change Country  
 
Home » Renesas Electronics » V850ES/JF3-L

  V850ES/JF3-L Processors
  List & Compare        
  Part number Family Manufacturer Core Variant Freq. Flash/ROM Package
 UPD70F3736  V850ES  Renesas Electronics V850ES
 20MHz  262144  LQFP 80
 UPD70F3735  V850ES  Renesas Electronics V850ES
 20MHz  131072  LQFP 80
  

  • Operating Voltage: 2.2 to 3.6 V
  • Max. frequency: 20 MHz
  • ROM capacities: 128 KB to 256 KB flash memory
  • RAM capacities: 8 KB to 16 KB
  • Package: 80-pin plastic LQFP package
  • Minimum instruction execution time:
    - 50 ns (operating with main clock (fXX) of 20 MHz: VDD = 2.7 to 3.6 V)
    - 200 ns (operating with main clock (fXX) of 5 MHz: VDD = 2.2 to 3.6 V)
    - 30.5 µs (operating with subclock (fXT) of 32.768 kHz)
  • General-purpose registers: 32 bits x 32 registers
  • CPU features:
    - Signed multiplication (16 x 16 -> 32): 1 to 2 clocks
    - Signed multiplication (32 x 32 -> 64): 1 to 5 clocks
    - Saturated operations (overflow and underflow detection functions included)
    - 32-bit shift instruction: 1 clock
    - Bit manipulation instructions
    - Load/store instructions with long/short format
  • Memory space: 64 MB of linear address space (for programs and data) Interrupts and exceptions:
    - Non-maskable interrupts: 2 sources
    - Maskable interrupts: 47 sources
    - Software exceptions: 32 sources
    - Exception trap: 2 sources
  • I/O ports: 66
  • Timer function:
    - 16-bit interval timer M (TMM): 1 channel
    - 16-bit timer/event counter P (TMP): 4 channels
    - 16-bit timer/event counter Q (TMQ): 1 channel
    - Watch timer: 1 channel
    - Watchdog timer 2: 1 channel
  • Serial interface:
    - Asynchronous serial interface A (UARTA)
    - 3-wire variable-length serial interface B (CSIB)
    - UARTA/CSIB: 2 channels
    - UARTA/I2C: 1 channel
    - CSIB/I2C: 1 channel
    - CSIB: 2 channels
  • A/D converter: 10-bit resolution: 8 channels
  • D/A converter: 8-bit resolution: 1 channels
  • DCU (Debug control unit): JTAG interface
  • Clock generator:
    - During main clock or subclock operation
    - 7-level CPU clock (fXX, fXX/2, fXX/4, fXX/8, fXX/16, fXX/32, fXT)
    - Clock-through mode/PLL mode selectable
    - Internal oscillation clock: 200 kHz (TYP.)
  • Power-save functions: HALT/IDLE1/IDLE2/STOP/subclock/sub-IDLE mode